CENLUY LAY GENTEU PEREINÉP

IN THE CLAIMS

NOV 0 7 2007

1. (Currently amended) An differential oscillator circuit for generating a high-frequency electromagnetic oscillation, comprising:

an amplifier configuration with at least one two inputs and at least one two outputs,

an oscillator crystal connected to at least one of the outputs of the amplifier configuration,

a bandpass filter configuration with two inputs and two outputs, which is connected, with at least one two inputs, to the oscillator crystal and the at least one two outputs of the amplifier configuration connected to the oscillator crystal, and back coupled, with at least one two outputs, to the input, or at least one of the inputs, of the amplifier configuration,

wherein, through dimensioning of the amplitude-frequency characteristic and/oror the phase-frequency characteristic of the bandpass filter configuration as a function of the amplitude-frequency characteristic and the phase-frequency characteristic of the amplifier configuration and the oscillator crystal, the oscillation condition is fulfilled exclusively for a selected harmonic of the oscillator crystal, and the high-frequency, electromagnetic oscillation formed by this selected harmonic of the oscillator crystal is available at the output of the bandpass filter configuration.

2. (Currently amended) An oscillator circuit as claimed in claim 1, characterized in that wherein the amplifier configuration is designed with, in each case, at least one pair of at least substantially symmetrical inputs and outputs (differential inputs and outputs) for processing electromagnetic oscillations (known as differential signals), operated at least

substantially symmetrically relative to a first reference potential.

- 3. (Currently amended) An oscillator circuit as claimed in claim 2, characterized in that wherein the amplifier configuration comprises a differential amplifier circuit, which is equipped with two field effect transistors coupled at their source terminals, the gate terminals of which are each coupled with one of the differential inputs of the amplifier configuration, wherein a drain terminal of each field effect transistor forms one of the differential outputs of the amplifier configuration, each of which is further coupled, via a load path, which comprises at least one field effect transistor, designated an output load transistor, with a terminal carrying a second reference potential.
- 4. (Currently amended) An oscillator circuit as claimed in claim 3, characterized in that wherein the amplifier configuration comprises a control-voltage generation stage for generating a control voltage, which is supplied to gate terminals of the output load transistors.
- 5. (Currently amended) An oscillator circuit as claimed in claim 4, characterized in that wherein the control-voltage generation stage comprises a series circuit comprising a constant current source and a field effect transistor bridged between its drain terminal and gate terminal.
- 6. (Currently amended) An oscillator circuit as claimed in claim 5, characterized in that wherein the amplifier configuration comprises an operating-point regulating stage

4

2007-11-07 04:24

ransistors of the operating-point regulating stage are routed, with their source terminals,

7. (Currently amended) An oscillator circuit as claimed in claim 3, characterized in that wherein the amplifier configuration comprises an offset compensation device comprising, in each case, a high-pass circuit between:

each of the differential inputs of the amplifier configuration,

to the terminal carrying the second reference potential.

the gate terminal of the field effect transistor of the differential amplifier circuit comprising the amplifier configuration that is coupled with this differential input, the differential output formed by the drain terminal of said field effect transistor, wherein the limiting frequency is small as compared with the frequency operating

range of the oscillator circuit.

408-446-3927 >>

2007-11-07 04:24

B. (Currently amended) An oscillator circuit as claimed in claim 7, characterized in that wherein each of the high-pass circuits contains a capacitor, via which the differential nput of the amplifier configuration is coupled with the gate terminal of the field effect ransistor of the differential amplifier circuit comprising the amplifier configuration, and each of the high-pass circuits further contains an ohmic resistance element, via which the gate terminal of the field effect transistor of the differential amplifier circuit comprising

 (¢urrently amended) An oscillator circuit as claimed in claim 3, characterized in #notwherein the amplifier configuration is coupled with an auxiliary starting circuit, by means of which, during a predetermined period when the oscillator circuit is put into operation, a differential voltage is supplied to the gate terminals of the field effect transistors, coupled at their source terminals, of the differential amplifier circuit domprising the amplifier configuration.

the amplifier configuration is coupled with the differential output of the amplifier

configuration formed by the drain terminal of the field effect transistor.

10. (Currently amended) An oscillator circuit as claimed in claim 9, characterized in that wherein the auxiliary starting circuit preferably comprises:

a first field effect transistor, which is disposed between the gate terminal of a first of the field effect transistors, coupled at their source terminals, of the differential amplifier circuit comprising the amplifier configuration, and a third reference potential;

a second field effect transistor, which is disposed between the gate terminal of a second of the field effect transistors, coupled with their source terminals, of the differential amplifier circuit comprising the amplifier configuration, and the third reference potential;

a start-signal input for supplying an at least largely pulse-shaped or step-shaped start signal when the oscillator circuit is put into operation;

a delay stage;

wherein the start-signal input is directly coupled with a gate terminal of the first field effect transistor of the auxiliary starting circuit and, via the delay stage, with a gate terminal of the second field effect transistor of the auxiliary starting circuit.

- 11. (Currently amended) An oscillator circuit as claimed in claim 2, characterized-in that wherein the oscillator crystal takes the form of a two-terminal network and is connected with, in each case, one of its terminals to, in each case, one of the outputs of a pair of differential outputs of the amplifier configuration, in order to supply an electromagnetic oscillation emitted by the amplifier configuration in the form of a differential signal
- 12. (Canceled)
- 13. (Currently amended) An oscillator circuit as claimed in claim 12, eheracterized in that wherein the bandpass filter configuration is connected, with at least one pair of its differential inputs, to at least the pair of differential outputs of the amplifier configuration

that are connected to the terminals of the oscillator crystal, and, with at least one pair of its differential outputs, to at least one pair of differential inputs of the amplifier configuration.

- 14. (Currently amended) An oscillator circuit as claimed in claim 13, characterized in that wherein the bandpass filter configuration is designed with a cascade connection of at least two bandpass stages of low quality.
- 15. (Currently amended) An oscillator circuit as claimed in claim 14, characterized in that wherein the bandpass stages are designed, each with a differential amplifier circuit having two field effect transistors coupled at their source terminals, and with one pair of differential inputs and one pair of differential outputs, wherein each one of the differential inputs is coupled, via one of the high-pass circuits, with one of the gate terminals of one of the field effect transistors, and each one of the drain terminals of the field effect transistors forms one of the differential outputs of the bandpass stages, each of which drain terminal is further connected, via one of the low-pass circuits, to a terminal carrying a fifth reference potential, wherein the differential inputs of a first of the bandpass stages disposed in a cascade connection form the differential inputs of the bandpass filter configuration that are connected to the terminals of the oscillator crystal, and wherein the differential outputs of a last of the bandpass stages disposed in a cascade connection form the differential outputs of the bandpass filter configuration that are connected to the differential inputs of the amplifier configuration.

supplied;

Useful Arts IP

second intermediate signal;

USPTO P 11/14

an input transistor, designed as a field effect transistor, of a fourth current mirror

stage;

a second cascode field effect transistor in the input arm of the fourth current mirror stage;

the fourth current mirror stage to mirror the fourth intermediate signal into a fifth intermediate signal and to supply it to the third current mirror stage, comprising:

the input transistor, designed as a field effect transistor, to supply the fourth intermediate signal;

an output transistor, designed as a field effect transistor, to emit the fifth intermediate signal; and

wherein a cascode-bias-voltage generating circuit is provided to supply a common cascode bias voltage to gate terminals, coupled together, of the first and second cascode field effect transistors.

21. (Currently amended) An oscillator circuit as claimed in claim 20, eharacterized in that wherein the cascode-bias-voltage generating circuit comprises a series circuit comprising a first and a second field effect transistor and a constant current source, which is disposed between a terminal carrying a sixth reference potential and a terminal carrying a seventh reference potential, wherein this first field effect transistor is connected, with its drain terminal, to a source terminal of the second field effect transistor are connected to each other, to a drain terminal of the second field effect transistor and to the

Useful Arts IP

408-446-3927 >>

USPTO P 12/14

gate terminals of the first and the second cascode field effect transistors to supply the common cascode bias voltage.